High energy event protection for semiconductor devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4972247
SERIAL NO

07142269

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A circuit configuration which provides protection against damage to semiconductor devices, such as integrated circuits or discrete components caused by high energy events. An additional base region is formed in the epitaxial layer collector of a bipolar transistor. The added base region overlaps an isolation region having an opposite conductivity to the epitaxial layer. During a high energy event, the reverse breakdown of the junction formed between the added base region and the epitaxial layer is in parallel with the reverse breakdown of the junction formed between the epitaxial layer and the substrate. The breakdown voltage of the junction formed at the added base region is less than that of the epitaxial layer/substrate breakdown so that less power is dissipated as heat in the silicon. As a result, the likelihood of thermal damage to PN/junctions near silicon-aluminum contacts is reduced.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SILICON SYSTEMS INCTUSTIN CA 92781-2020

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hwang, Daniel T Fullerton, CA 1 11
Patterson, Joseph M Mission Viejo, CA 10 156

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation