Write buffer for a digital processing system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4959771
SERIAL NO

07407693

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The invention comprises a write buffer system which provides residence time information that increases the merge potential and enhances the write collapse feature of a 'smart' buffer. The write buffer has multiple buffer locations for storing data received from a central processor, a data merger for merging data designated by the central processor for subsequent storage in contiguous memory locations, and a write controller for selectively writing the data from the plurality of write buffer locations to the memory. The system further includes time stamp registers in communication with the write controller for storing and updating a time signal representative of the write buffer location having most recently received data. The controller is responsive in part to the time signal, and inhibits the writing to memory of the data in the write buffer location having most recently received data since this is the location most likely to be eligible for a data merge. This feature decreases the number of interruptions to the CPU for data transfer operations.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BANKERS TRUST COMPANY AS COLLATERAL AGENT130 LIBERTY STREET NEW YORK NY 10006

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ardini, Jr Joseph L Needham, MA 7 394
Small, Steven Waltham, MA 1 29

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation