Method for manufacturing semiconductor integrated circuits including CMOS and high-voltage electronic devices
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 9, 1990
Grant Date -
N/A
app pub date -
Mar 23, 1987
filing date -
Mar 27, 1986
priority date (Note) -
Expired
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
This method, requiring a reduced number of process phases and providing an efficient, high-voltage structure, comprises forming a P-well region of the N-channel transistor of a CMOS device, by means of boron atom implant through a protective mask, forming at least one insulation region surrounding the CMOS device, forming edge regions having the same conductivity type as the insulation region but with a smaller concentration of impurities on at least one part of the insulation region and in the high-voltage electronic devices by means of the same boron atom implant used to form the P-well region.
First Claim
all claims..Other Claims data not available
Family

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
SGS MICROELETTRONICA S P A | 95121 CATANIA |
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Andreini, Antonio | Milan, IT | 9 | 139 |
# of filed Patents : 9 Total Citations : 139 | |||
Contiero, Claudio | Buccinasco, IT | 22 | 608 |
# of filed Patents : 22 Total Citations : 608 | |||
Galbiati, Paola | Monza, IT | 19 | 450 |
# of filed Patents : 19 Total Citations : 450 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 9 Citation Count
- H01L Class
- 0 % this patent is cited more than
- 35 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
Date | Code | Event | Description |
---|---|---|---|
Jun 21, 2001 | FPAY | FEE PAYMENT | year of fee payment: 12 |
Jun 26, 1997 | FPAY | FEE PAYMENT | year of fee payment: 8 |
Jun 24, 1993 | FPAY | FEE PAYMENT | year of fee payment: 4 |
Jan 09, 1990 | I | Issuance | |
Nov 06, 1989 | STCF | INFORMATION ON STATUS: PATENT GRANT | free format text: PATENTED CASE |
Mar 23, 1987 | F | Filing | |
Mar 10, 1987 | AS | ASSIGNMENT | free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:ANDREINI, ANTONIO;CONTIERO, CLAUDIO;GALBIATI, PAOLA;REEL/FRAME:004695/0110 Owner name: SGS MICROELETTRONICA S.P.A., STRADALE PRIMSOLE 50 Effective Date: Mar 10, 1987 |
Mar 27, 1986 | PD | Priority Date |

Matter Detail

Renewals Detail
