Complementary semiconductor memory device with pull-up and pull down

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4873670
SERIAL NO

06873963

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor memory device has first and second power terminals, a plurality of MOS transistors as memory cells, a plurality of word lines respectively connected to the gates of the MOS transistors, and a bit line connected to one end of the current path of each of the MOS transistors. The other end of the current path of each of the MOS transistors is selectively connected to either the first or second power terminal, in accordance with data to be stored.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBA1-1 SHIBAURA 1-CHOME MINATO-KU TOKYO 1050023 ?1050023
TOSBAC COMPUTER SYSTEM CO LTD1-13-9 SHIBUYA SHIBUYA-KU A CORP OF JAPAN TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hashimoto, Hideo Tokyo, JP 48 438
Tanaka, Yasunori Yokohama, JP 95 1235

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation