Integrated circuit packaging process and structure

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4870476
SERIAL NO

07262089

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention is a method for packaging and protecting an integrated circuit chip on a carrier tape. A carrier tape comprising at least two bonded layers (one layer being made of an electrically conductive material) includes small flat leads in the conductive layer. A carrier bridge or frame of nonconductive material is bonded to one surface of the leads and is connected to a nonconductive layer (or a part of) the tape. The electrical pads of an integrated circuit are bonded to the respective leads of the tape simultaneously. The leads are cut at a predetermined length from the chip and outside of the frame. The lead ends are bent to form a nest. A planar base is adhered to the surface of the chip having the electrical pads. The leads are then bent over the base to secure the base on the tape and provide electrical contact points to the chip. The chip is coated with a suitable material and to provide insulation and encapsulation of the entire packaging structure. At a desired time, the complete chip packaging structure may be removed from the tape by cutting the frame.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
VTC INC A CORP OF MNNot Provided

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Solstad, Russell V St. Paul, MN 4 82

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation