Intercomputer communication control apparatus & method
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Sep 12, 1989
Grant Date -
N/A
app pub date -
Mar 9, 1987
filing date -
Mar 9, 1987
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
Interprocessor message communication synchronization apparatus and method for a plurality of processors connected to a system bus where one processor desiring to send a control signal to another processor, broadcasts an input/output write instruction on the system bus along with the address of the receiving processor and a data field representative of the control signal to be transmitted. Apparatus associated with the receiving processor includes a decoder that responds to the input/output write instruction to enable a register when the address transmitted on the bus matches its address. The enabled register receives the data signals from the bus to set therein the appropriate control signal represented by the data. The stages of the register are connected to the associated control signal inputs of the other processor. In this manner the one processor may transmit a message synchronizing interrupt to the other processor.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully