Data processing system with pre-decoding of op codes
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 16, 1988
Grant Date -
N/A
app pub date -
Aug 7, 1986
filing date -
Apr 5, 1986
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A data processing system has a host processor (100) and an interface processor (160) both accessing a RAM (136) via respective RAM address generators (128, 132). RAM control logic (122) coupled to the data bus (124) and associated with the interface processor (160) provides pre-decoding of op codes on the data bus and generates control signals. The control signals are used to speed up memory access by the interface processor, to provide memory address generation for the interface processor, or to control memory access by the interface processor.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully