MIS-integrated semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4635089
SERIAL NO

06831063

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention aims to form a MOST, for example a MOS-SIT, whose impurity density in a channel region is lower than an ordinary MOST on a substrate or is formed in an epitaxial growth layer on a well.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA DAINI SEIKOSHA31-1 KAMEIDO 6-CHOME KOTO-KU TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Shimbo, Masafumi Tokyo, JP 17 537

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation