Method of forming localized epitaxy and devices formed therein

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4566914
SERIAL NO

06494124

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit structure for isolating circuit structures in closely packed integrated circuits, and a method for making the same. The isolation structure includes a semiconductor body having a surface, an insulatory layer on the surface having an aperture and an offset adjacent to the aperture, the aperture and offset being filled with epitaxial semiconductor material, at least a portion of the epitaxial material being single crystal semiconductor, said structure being used for the fabrication of standard semiconductor devices. The method uses conventional processing techniques that require a minimum of additional cost over prior art, and yet provide a high degree of device isolation and density.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MICRO POWER SYSTEMS INC A CORP OF CASANTA CLARA CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hall, John H San Jose, CA 51 749

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation