Counter-address memory for multi-channel timing signals

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4553100
SERIAL NO

06501864

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A counter counts clock signals following a reference signal to provide an address for accessing a memory wherein marks are stored at respective addresses corresponding to desired timing signals with respect to the reference signal. The memory has plural channels, all of which are accessed by the same count value, to provide different timing signals on different channel outputs corresponding to the marks stored in respective portions of the memory. Different sets of timing signals can be stored in different memory blocks, and the memory block which is accessed by the count value can be selected. The memory can be divided into plural memories of smaller capacity, and low speed memories can be used. A timing signal with respect to a first reference signal can be provided after the occurrence of the subsequent reference signal. The marks that are stored in the memory can be quickly erased and the next set of marks put into the memory, including offset data for compensated timing signals for rapid testing of devices.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAKEDA RIKEN CO LTD 1-32-1 ASAHI-CHO NERIMA-KU TOKYO 176 JAPAN A CORP OFNot Provided

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Nishiura, Junji Gyoda, JP 6 146

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation