CMOS scannable latch
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 22, 1985
Grant Date -
N/A
app pub date -
Jan 25, 1983
filing date -
Jan 25, 1983
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
An improved scannable latch circuit allows its output to be monitored during effectively 100% of the system clock cycle. The circuit further provides dual isolated outputs, one of which is used as a latch output and the other of which is used as a shift-register output. A computer system, in which the scannable latch circuit is used, in conjunction with combinatorial logic and error detection circuitry, may thus monitor the latch output, which is not loaded down by the shift register output, for error detection and other purposes without having to slow down the system operating speed. A preferred embodiment of the scannable latch circuit includes first, second, and third latch elements. When operating a latch circuit, the first latch element operates as the 'master' and the second latch element operates as the 'slave' of a master/slave latch circuit. When operating as a shift register circuit, shift-in data is coupled to the second latch element, and this second latch element operates as the 'master' and the third latch element operates as the 'slave' of a master/slave latch through which data is selectively shifted by appropriate clock signals.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully