Self-aligning process for placing a barrier metal over the source and drain regions of MOS semiconductors

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4478679
SERIAL NO

06556722

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A self-aligning process for adding a barrier metal to the source and drain regions of metal oxide semiconductors is presented. An oxide sidewall spacer is first formed on the sides of upwardly protruding gate regions. A barrier metal is then added to the entire surface, followed by adding a layer of resist material. The resist material is added in layers with each layer spun until the top surface is nearly smooth. An anisotropical etch is done to remove the resist everywhere except over the source and drain regions, which regions are depressed due to the upwardly protruding gate region and a surrounding upwardly protruding insulating material. The exposed barrier metal is etched away and the remaining resist is stripped, leaving a layer of barrier metal only over the source and drain regions.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STORAGE TECHNOLOGY PARTNERS (THROUGH STC COMPUTER RESEARCH CORPORATION MANAGING GENERAL PARTNER)800 CENTRAL EXPRESSWAY A LIMITED PARTNERSHIP OF CO SANTA CLARA CA 95050

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chang, Jenq-Sian San Jose, CA 1 19
Chang, Yih-Jau Cupertino, CA 14 198

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation