Test system for LSI circuits resident on LSI chips

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4357703
SERIAL NO

06195697

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A test system performs dynamic testing of complex logic modules at full system clock rates and is resident on each LSI chip under test. The system logic is designed to be included on each LSI chip to reduce the time and computation required to detect and isolate faults in systems built from one or more chips. The on chip system includes switchable transmission gates to alter logic paths, a control shift register in the test function, an input shift register, an associated test generator and accumulator, an output shift register and an associated generator and accumulator. This logic provides test operands for the logic function under test and analyzes the resultant operands. Test operands are produced using a shift register connected to all inputs of the logic function under test. Checksum logic together with a shift register produce a running checksum of all output states of the module under test at the operative clock rate of the LSI.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MARHOEFER LAURENCE J2270 COMPASS POINT LANE RESTON VA 22091

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Van, Brunt Nicholas P White Bear Lake, MN 68 2679

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation