Combined timekeeper and calculator with low power consumption features

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4218876
SERIAL NO

05854214

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A combined timekeeper and calculator implemented on an LSI semiconductor chip includes a generator stage for generating basic clock signals and system clock signals which are obtainable by modifying the basic clock signals, and a processor stage responsive to the supply of the system clock signals for performing the operations required for the timekeeper mode and calculator mode. The basic clock signals also are modified to create second signals useful in the timekeeper mode. The generator to supply the processor unit with the system clock signals while the second signal is being generated. Upon completing the operations by the processor unit, a clock control circuit prevents the processor unit from being supplied with the system clock signals.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SHARP KABUSHIKI KAISHA

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hashimoto, Shintarou Shiki, JP 2 14
Nakagawa, Hirohide Sakurai, JP 4 93
Nishimura, Toshio Kyoto, JP 92 718

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation