QUASI TRUE TIME DELAY

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250119130A1
SERIAL NO

18908585

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit includes a programmable reflective load line that includes main delay segments arranged in series between an input of the programmable reflective load line and ground, variable delay modules arranged in parallel between nodes adjoining the main delay segments and ground, and main switches, with each main switch arranged between one of the variable delay modules and one of the nodes adjoining the main delay segments. Each variable delay module includes sub-delay segments arranged in series between the associated main switch and ground. Each variable delay module also includes one or more sub-delay switches, with each sub-delay switch arranged between a node adjoining two of the associated sub-delay segments and ground. The integrated circuit may further include a hybrid coupler arranged with the programmable reflective load line and another programmable reflective load line as a reflective-type phase-shifter.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UNIV CORNELLCORNELL CENTER FOR TECHNOLOGY LICENSING (" CTL" ) AT CORNELL UNIVERSITY 395 PINE TREE ROAD SUITE 310 ITHACA NY 14850 UNITED STATES US

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
APSEL, Alyssa Ithaca, US 6 242
GOVIND, Bala Ithaca, US 2 5
TAPEN, Thomas Ithaca, US 2 4

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation