Importance

Loading Importance Indicators...

Abstract

A semiconductor structure includes an upper-level CMOS transistor layer having a plurality of upper-level N-type and P-type field effect transistors; and a frontside interconnect layer above, and interconnected with, the upper-level transistor layer. The frontside interconnect layer includes frontside power rails and frontside signal wiring, and at least three frontside interconnect layer metal levels. A lower-level CMOS transistor layer has a plurality of lower-level N-type and P-type field effect transistors; and a backside interconnect layer below, and interconnected with, the lower-level transistor layer. The backside interconnect layer includes backside power rails and backside signal wiring and at least three backside interconnect layer metal levels. At a peripheral region of the structure, at least one conductive interconnection is provided between a third or higher of the at least three frontside interconnect layer metal levels and a third or lower of the at least three backside interconnect layer metal levels.

Loading the Abstract Image...

First Claim