REDUCED TEMPERATURE ETCHING OF DOPED SILICON OXIDE

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250118568A1
SERIAL NO

18865846

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Examples are disclosed that relate to etching features in a layer of silicon oxide doped with an etch rate-modifying dopant. One example provides a method of performing a memory device fabrication process. The method comprises placing a substrate in a processing chamber of a processing tool, the substrate comprising a first structure comprising alternating layers in a mold stack for a 3D memory structure, and the substrate also comprising a second structure comprising a silicon oxide layer doped with an etch rate-modifying dopant. The method further comprises controlling the processing tool to perform an etching cycle comprising etching at least a portion of a channel hole in the first structure of the substrate and at least a portion of a hole in the second structure of the substrate.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LAM RESEARCH CORPORATION4650 CUSHING PARKWAY FREMONT CA 94538

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
CHI, Hao Union City, US 10 18
CHURCH, Jonathan Portland, US 5 1
HOANG, John Fremont, US 21 284
SUBRAMONIUM, Pramod Portland, US 43 5560
VEGH, Joseph James Fremont, US 2 2
YILMAZ, Mehmet Fatih Fremont, US 4 1

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation