EXCEPTION HANDLING FOR DEBUGGING IN A GRAPHICS ENVIRONMENT

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250118003A1
SERIAL NO

18919846

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An apparatus to facilitate exception handling for debugging in a graphics environment is disclosed. The apparatus includes load store pipeline hardware circuitry to: in response to a page fault exception being enabled for a memory access request received from a thread of the plurality of threads, allocate a memory dependency token correlated to a scoreboard identifier (SBID) that is included with the memory access request; send, to memory fabric of the graphics processor, the memory access request comprising the memory dependency token; receive, from the memory fabric in response to the memory access request, a memory access response comprising the memory dependency token and indicating occurrence of a page fault error condition and fault details associated with the page fault error condition; and return the SBID associated with the memory access response and fault details of the page fault error condition to a debug register of the thread.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BLVD SANTA CLARA CALIFORNIA 95054 UNITED STATES OF AMERICA

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Gardiner, Kelvin Thomas Rancho Cordova, US 3 1
Ray, Joydeep Folsom, US 614 3794
Schnell, Fabian Scotts Valley, US 3 1
Wiegert, John Aloha, US 10 34

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation