CACHE MEMORY ARCHITECTURE AUGMENTATION FOR 3-DIMENSIONAL (3D) DATA

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250117876A1
SERIAL NO

18481909

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Aspects of the disclosure are directed to reordering a plurality of input block voxel indices in a cache memory. In accordance with one aspect, an apparatus including a create block configured to receive the plurality of input block voxel indices and configured to generate a reordered list based on the plurality of input block voxel indices; and an integrate block coupled to the create block, the integrate block configured to use the reordered list to deliver integrate depth data for generating a plurality of output block voxel indices. In accordance with one aspect, a method including reordering the plurality of input block voxel indices into a plurality of output block voxel indices using a separated set of input block voxel indices; and accessing the plurality of output block voxel indices to provide an augmented cache memory access.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
QUALCOMM INCORPORATED5775 MOREHOUSE DRIVE SAN DIEGO CA 92121-1714

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
BHASKARAN, Vasudev San Diego, US 68 2359
DANE, Gokce San Diego, US 41 724
GOKAVARAPU, Anil Kumar San Diego, US 1 0
HUANG, Ai-Mei Zhubei, TW 5 211
NEHRUR, RAVI Arunkumar San Diego, US 2 0
RAO, Shivansh San Diego, US 4 0

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation