REDUCE POWER BY FRAME SKIPPING

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250117875A1
SERIAL NO

18973391

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In an example, an apparatus comprises logic, at least partially comprising hardware logic, to receive an input from one or more detectors proximate a display to present an output from a graphics pipeline, determine that a user is not interacting with the display, and in response to a determination that the user is not interacting with the display, to reduce a frame rendering rate of the graphics pipeline. Other embodiments are also disclosed and claimed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BLVD SANTA CLARA CALIFORNIA 95054 UNITED STATES OF AMERICA

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kaburlasos, Nikos Folsom, US 126 670
Mastronarde, Josh B Sacramento, US 43 264
Vembu, Balaji Folsom, US 330 2925

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation