METHOD AND APPARATUS FOR DEFECT-TOLERANT MEMORY-BASED ARTIFICIAL NEURAL NETWORK

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250117642A1
SERIAL NO

18983284

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a methods and apparatus which can improve defect tolerability of a hardware-based neural network. In one embodiment, a method for performing a calculation of values on first neurons of a first layer in a neural network, includes: receiving a first pattern of a memory cell array; determining a second pattern of the memory cell array according to a third pattern; determining at least one pair of columns of the memory cell array according to the first pattern and the second pattern; switching input data of two columns of each of the at least one pair of columns of the memory cell array; and switching output data of the two columns in each of the at least one pair of columns of the memory cell array so as to determine the values on the first neurons of the first layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MFG CO LTDNO 8 LI-HSIN RD 6 SCIENCE-BASED INDUSTRIAL PARK HSIN-CHU

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
CHIH, Yu-Der Hsin-Chu City, TW 195 382
KHWA, Win-San Hsin-Chu, TW 78 54
LIU, Chien-Yin Hsinchu City, TW 24 76
SHIH, Yi-Chun Taipei, TW 173 404

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation