PVT COMPENSATED SLOW TRANSITION SERIAL INTERFACE IO TRANSMITTER WITH REDUCED DELAY
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
N/A
Issued Date -
Apr 10, 2025
app pub date -
Jul 30, 2024
filing date -
Jul 30, 2024
priority date (Note) -
Published
status (Latency Note)
Importance
Abstract
Systems, apparatuses, and methods for serial peripheral interfaces are provided, particularly for PVT compensated serial peripheral interfaces with slow transition serial interface IO transmitter with reduced delay. The serial peripheral interfaces may include driver circuitry, pre-driver circuitry, PVT compensated current sink circuitry, and PVT compensated current source circuit. The PVT compensated current sink circuitry and PVT compensated current source circuit may generate and transmit signals compensating for PVT to the pre-driver circuitry, which may generate and transmit signals controlling IO data signals generated by the driver circuitry. The IO data signals generated may be compensated for process, voltage, and temperature. The compensation may provide IO data signals with slower transition times and with reduced delays.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully