Adaptive Tuning Of Memory Device Clock Rates Based On Usage Workloads

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250117037A1
SERIAL NO

18483488

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Different operations have different clock rate bottleneck points. For example, during a read operation, the processors may be the bottleneck whereas other operations will not be bottlenecks. Those other operations can have their clock rates reduced to save power since there is no benefit to a higher clock rate as the bottleneck is elsewhere. Predicting the bottleneck would be beneficial. Statistics correlating the bottleneck points with the workload and clock rates are tracked. When the workload changes, the statistics can be consulted to determine where the bottleneck is located and then slow down the clock rates for the non-bottleneck operations. A clock rate table is maintained in the device controller. The table holds the clock rate of each component. Predicting the workload and hence, the clock rates, reduces power consumption, improves performance, and better quality of service (QOS) compatibility characteristics.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SANDISK TECHNOLOGIES INC951 SANDISK DRIVE LEGAL DEP MILPITAS CA 95035

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
AVRAHAM, Dudy David Even Yehuda, IL 16 32
BAZARSKY, Alexander Holon, IL 183 1321
BENISTY, Shay Beer Sheva, IL 315 1919
NAVON, Ariel Revava, IL 180 1858

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation