SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250112152A1
SERIAL NO

18477489

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A device includes a first transistor, a second transistor, an interlayer dielectric (ILD) layer, and a backside gate rail. The first and second transistors are arranged along a first direction in a top view. The first transistor includes a first channel layer, a gate structure surrounding the first channel layer, a first source/drain epitaxial structure and a second source/drain epitaxial structure connected to the first channel layer. The second transistor includes a second channel layer, the gate structure surrounding the second channel layer, a third source/drain epitaxial structure and a fourth source/drain epitaxial structure connected to the second channel layer. A portion of the ILD layer is sandwiched between the first and third source/drain epitaxial structures. The backside gate rail is under the ILD layer and is electrically connected to the gate structure. The portion of the ILD layer is directly above the backside gate rail.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTDHSIN-CHU
NATIONAL YANG MING CHIAO TUNG UNIVERSITYNO 1001 DAXUE RD EAST DIST HSINCHU CITY 300

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
CHIU, Kuan-Ying Taoyuan City, TW 3 0
LIN, Hsin-Cheng Taipei City, TW 39 69
LIU, Chee-Wee Taipei City, TW 142 1392

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation