TRAINING AND OPERATIONS WITH A DOUBLE BUFFERED MEMORY TOPOLOGY
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
N/A
Issued Date -
Apr 3, 2025
app pub date -
Oct 9, 2024
filing date -
Oct 9, 2024
priority date (Note) -
Published
status (Latency Note)
Importance
Abstract
System and method for training and performing operations (e.g., read and write operations) on a double buffered memory topology. In some embodiments, eight DIMMs are coupled to a single channel. The training and operations schemes are configured with timing and signaling to allow training and operations with the double buffered memory topology. In some embodiments, the double buffered memory topology includes one or more buffers on a system board (e.g., motherboard).
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully