Middle Dielectric Isolation in Complementary Field-Effect Transistor Devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20250107176A1
SERIAL NO

18475782

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A complementary field-effect transistor (CFET) device includes: a fin; first channel regions disposed vertically over the fin; second channel regions disposed vertically over the first channel regions; an isolation structure between the first and the second channel regions; a first etch stop layer (ESL) on a lower surface of the isolation structure; a second ESL on an upper surface of the isolation structure, where the first ESL, the second ESL, the first channel regions, and the second channel regions are a same semiconductor material; first source/drain regions at opposing ends of the first channel regions; second source/drain regions at opposing ends of the second channel regions; dielectric structures at opposing ends of the isolation structure and disposed vertically between the first and the second source/drain regions; a first gate structure around the first channel regions; and a second gate structure around the second channel regions.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MANUFACTURING CO LTDHSINCHU

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chung, Cheng-Ting Hsinchu, TW 77 276
Huang, Jui-Chien Hsinchu, TW 54 103
Liao, Szuya Zhubei, TW 59 5

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation