Family

Loading Family data...

• 15 United States
• 10 France
• 8 Japan
• 7 China
• 5 Korea
• 2 Other

Patent Owner(s)

Patent Owner	Address
APPLE INC	1 INFINITE LOOP M/S 40-PAT CUPERTINO CA 95014

International Classification(s)

• H03F:AMPLIFIERS

Inventor(s)

Inventor Name	Address	# of filed Patents	Total Citations
Gambini, Simone	San Francisco, US	16	25
# of filed Patents : 16 Total Citations : 25
Kong, Long	Campbell, US	13	10
# of filed Patents : 13 Total Citations : 10

Cited Art Landscape

Load Citation

• No Cited Art to Display

Loading Cited Art Landscape...

Patent Citation Ranking

• 0 Citation Count
• H03F Class

• 0 % this patent is cited more than
• < 1 Age

Forward Cite Landscape

Load Citation

• No Forward Cites to Display

Loading Forward Cite Landscape...

Maintenance Fees

Fee	Large entity fee	small entity fee	micro entity fee	due date
3.5 Year Payment	$1600.00	$800.00	$400.00	Sep 27, 2028
7.5 Year Payment	$3600.00	$1800.00	$900.00	Sep 27, 2032
11.5 Year Payment	$7400.00	$3700.00	$1850.00	Sep 27, 2036

Fee	Large entity fee	small entity fee	micro entity fee
Surcharge - 3.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge - 7.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge - 11.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge after expiration - Late payment is unavoidable	$700.00	$350.00	$175.00
Surcharge after expiration - Late payment is unintentional	$1,640.00	$820.00	$410.00

Full Text

US Patent Application No: 2025/0105,807

SAMPLED-DATA RECEIVER WITH CHOPPER STABILIZATION

---

Abstract

---

Embodiments herein provide various apparatuses and techniques to reduce flicker noise and voltage offset from the buffers and/or amplifiers while avoiding additional alias components in a sampled-data receiver with chopper stabilization. Additionally, a direct-conversion baseband chain may be improved by disposing alternating current (AC) coupling circuits between chopper circuits in the transmitter or receiver chain to enable selection of a distinct common-mode level at each stage of the direct-conversion chain, while reducing or eliminating signal loss at direct current (DC) frequencies.

---

 

---

Description

---

Claims

---

Claims data not available

---

Legal Events