ADDER CIRCUIT USING LOOKUP TABLES

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20250103296A1
SERIAL NO

18975807

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A four-input lookup table (“LUT4”) is modified to operate in a first mode as an ordinary LUT4 and in a second mode as a 1-bit adder providing a sum output and a carry output. A six-input lookup table (“LUT6”) is modified to operate in a first mode as an ordinary LUT6 with a single output and in a second mode as a 2-bit adder providing a sum output and a carry output. Both possible results for the two different possible carry inputs can be determined and selected between when the carry input is available, implementing a 2-bit carry-select adder when in the second mode and retaining the ability to operate as an ordinary LUT6 in the first mode. Using the novel LUT6 design in a circuit chip fabric allows a 2-bit adder slice to be built that efficiently makes use of the LUT6 without requiring additional logic blocks.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ACHRONIX SEMICONDUCTOR CORPORATION333 WEST SAN CARLOS STREET SUITE 1050 SAN JOSE CA 95110

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ekanayake, Virantha Namal Baltimore, US 1 0
LaFrieda, Christopher C Ridgefield, US 7 1

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation