VOLTAGE REGULATOR PARTITIONING ACROSS STACKED DIE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20250103074A1
SERIAL NO

18474147

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Embodiments herein relate to a voltage regular (VR) formed from dies stacked on a package base layer. The VR can include a first part on a first die and a second part on a second die, where the different parts are selected based on characteristics of the respective die such as their voltage domains or technologies. In a capacitor-based VR, an input capacitor and switches subject to a relatively high input voltage can be provided in the first die, while a flying capacitor, output capacitor and switches subject to a relatively low output voltage can be provided in the second die. In an inductor-based VR, an inductor and one or more switches subject to a relatively high input voltage can be provided in the first die, while an output capacitor subject to a relatively low output voltage can be provided in the second die.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ahmed, Khondker Hillsboro, US 12 28
Butzen, Nicolas Portland, US 12 3
Desai, Nachiket Portland, US 15 61
Douglas, Jonathan Cave Creek, US 34 214
Kim, Su Hwan Portland, US 52 182
Krishnamurthy, Harish K Beaverton, US 31 187
Radhakrishnan, Kaladhar Chandler, US 75 426
Ravichandran, Krishnan Saratoga, US 52 614

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation