METHODS FOR FORMING GATE OXIDE LAYER FOR HIGH-VOLTAGE TRANSISTOR

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250089324A1
SERIAL NO

18244040

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A gate oxide layer for a high voltage transistor is formed using methods that avoid thinning in the corners of the gate oxide layer. A recess is formed in a silicon substrate. The exposed surfaces of the recess are thermally oxidized to form a thermal oxide layer of the gate oxide layer. A high temperature oxide layer of the gate oxide layer is then formed within the exposed surfaces of the recess by chemical vapor deposition. The combination of the thermal oxide layer and the high temperature oxide layer results in a gate oxide layer that does not exhibit the double hump phenomenon in the drain current vs. gate voltage curve. The high temperature oxide layer may include a rim that extends out of the recess.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTDNO 8 LI-HSIN RD VI HSINCHU SCIENCE PARK HSINCHU 300

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Fei-Yun Hsinchu, TW 25 39
Chen, Yi-Huan Hsinchu, TW 65 94
Chou, Chien-Chih Taipei, TW 90 310
Ciou, Yi-Kai Taoyuan, TW 6 0
Hung, Chan-Yu Tainan, TW 17 12
Lin, Chi-Te Hsinchu, TW 9 19
Liu, Szu-Hsien Zhubei, TW 25 38
Song, Jhu-Min Nantou, TW 23 4

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation