Importance

Loading Importance Indicators...

Abstract

An apparatus, including: a first synchronizer configured to synchronize a frequency divider reset signal with a reference clock signal to generate a reference clock domain reset signal; a set of delay buffers configured to generate a set of delayed staggered reference clock domain reset signals based on the reference clock domain reset signal; a set of second synchronizers configured to synchronize the set of delayed staggered reference clock domain reset signals with a phase lock loop (PLL) clock signal to generate a set of PLL clock domain reset signals; a phase detector configured to generate a signal related to a phase difference between respective clocking edges of the reference clock signal and the PLL clock signal; a phase corrector configured to generate a select signal based on the phase difference signal; and a multiplexer configured to output one of the PLL clock domain reset signals based on the select signal.

Loading the Abstract Image...

First Claim