Family

Loading Family data...

• 15 United States
• 10 France
• 8 Japan
• 7 China
• 5 Korea
• 2 Other

Patent Owner(s)

Patent Owner	Address
SUNRISE MEMORY CORPORATION	225 CHARCOT AVENUE SAN JOSE CA 95131

International Classification(s)

• G06N:COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL M....
• H01L:SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICE....
• G06F:ELECTRIC DIGITAL DATA PROCESSING
• G11C:STATIC STORES

• 2024 Application Filing Year
• G06N Class
• 5602 Applications Filed
• 354 Patents Issued To-Date
• 6.32 % Issued To-Date

Inventor(s)

Inventor Name	Address	# of filed Patents	Total Citations
Harari, Eli	Saratoga, US	121	4591
# of filed Patents : 121 Total Citations : 4591

Cited Art Landscape

Load Citation

• No Cited Art to Display

Loading Cited Art Landscape...

Patent Citation Ranking

• 0 Citation Count
• G06N Class

• 0 % this patent is cited more than
• < 1 Age

Forward Cite Landscape

Load Citation

• No Forward Cites to Display

Loading Forward Cite Landscape...

Maintenance Fees

Fee	Large entity fee	small entity fee	micro entity fee	due date
3.5 Year Payment	$1600.00	$800.00	$400.00	Sep 13, 2028
7.5 Year Payment	$3600.00	$1800.00	$900.00	Sep 13, 2032
11.5 Year Payment	$7400.00	$3700.00	$1850.00	Sep 13, 2036

Fee	Large entity fee	small entity fee	micro entity fee
Surcharge - 3.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge - 7.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge - 11.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge after expiration - Late payment is unavoidable	$700.00	$350.00	$175.00
Surcharge after expiration - Late payment is unintentional	$1,640.00	$820.00	$410.00

Full Text

US Patent Application No: 2025/0087,281

MEMORY CIRCUIT, SYSTEM AND METHOD OF ORGANIZATION FOR RAPID RETRIEVAL OF DATA SETS

---

Abstract

---

A 3-dimensional array of NOR memory strings being organized by planes of NOR memory strings, in which (i) the storage transistors in the NOR memory strings situated in a first group of planes are configured to be programmed, erased, program-inhibited or read in parallel, and (ii) the storage transistors in NOR memory strings situated within a second group of planes are configured for storing resource management data relating to data stored in the storage transistors of the NOR memory strings situated within the first group of planes, wherein the storage transistors in NOR memory strings in the second group of planes are configured into sets.

---

 

---

Description

---

Claims

---

Claims data not available

---

Legal Events

• No Legal Status data available.