MEMORY CHIP WITH PER ROW ACTIVATION COUNT HAVING ERROR CORRECTION CODE PROTECTION

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250077352A1
SERIAL NO

18952668

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory chip is described. The memory chip includes storage cells along a row of the memory chip's storage cell array to store a count value of the row's activations and error correction code (ECC) information to protect the count value. The memory chip includes ECC read logic circuitry to correct an error in the count value. The memory chip includes a comparator to compare the count value against a threshold. The memory chip includes circuitry to increment the count value if the count value is deemed not to have reached the threshold and ECC write logic circuitry to determine new ECC information for the incremented count value, and write driver circuitry to write the incremented count value and the new ECC information into the storage cells. The memory chip includes circuitry to cause the row to be refreshed if the count value is deemed to have reached the threshold.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORP2200 MISSION COLLEGE BLVD SANTA CLARA CALIFORNIA 95054 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
ANDERSON, Ronald Columbia, US 15 43
BAINS, Kuljit S Olympia, US 223 5205
BLANKENBECKLER, Lawrence D Cary, US 3 18
LEE, Jongwon Portland, US 183 680
NALE, Bill Livermore, US 74 1024

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation