PHASE LOCKED LOOP CIRCUIT AND METHOD OF OPERATION THEREOF

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250062771A1
SERIAL NO

18804954

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

There is provided a phase locked loop circuit including a phase-frequency detection circuit configured to receive a reference clock signal and a feedback clock signal having a first phase difference from each other, adjust a phase gain based on first phase difference, and generate a first and a second control signals based on the phase gain, a lock detection circuit configured to generate a lock detection signal based on the first phase difference, a charge pump circuit configured to generate a loop filter input signal based on the first and second control signals, a loop filter configured to adjust impedance based on the activated lock detection signal and generate a loop filter output signal based on the adjusted impedance, an oscillator configured to generate a clock signal based on the loop filter output signal, and a divider configured to generate the feedback clock signal by dividing the clock signal.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SAMSUNG ELECTRONICS CO LTD129 SAMSUNG-RO YEONGTONG-GU GYEONGGI-DO SUWON-SI 16677

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jang, Dohun Suwon-si, KR 1 0
Jeong, Chanyoung Suwon-si, KR 21 62
Lim, Dokyung Suwon-si, KR 6 6
Oh, Hyuntaek Suwon-si, KR 6 24
Yang, Junhyeok Suwon-si, KR 31 131

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation