QUADRATURE PHASE SHIFTED CLOCK GENERATION WITH DUTY CYCLE CORRECTION

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250055446A1
SERIAL NO

18771327

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for quadrature phase shifted clock generation with duty cycle correction includes A reference clock is delayed with a delay circuit to generate a delayed clock, wherein a delay of the delay circuit is proportional to a control value, and each of the reference clock and the delayed clock comprise a plurality of states comprising a first state and a second state. A first edge value is increased or decreased in response to a respective combination of states of the reference clock and the delayed clock. A second edge value is increased or decreased in response to a respective combination of states of the reference clock and the delayed clock. The control value is driven to the first edge value during the second state of the delayed clock and to the second edge value during the first state of the delayed clock.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NXP B VHIGH TECH CAMPUS 60 EINDHOVEN NL-5656 AG

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bugade, Vishwajit Babasaheb Kolhapur, IN 5 0
Sahu, Siyaram Bari Raisen, IN 6 0
Sinha, Anand Kumar Noida, IN 19 37
Thakur, Krishna GautamBudh Nagar, IN 29 122

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation