CLOCK MULTIPLEXING CIRCUIT

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250044828A1
SERIAL NO

18922797

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a clock multiplexing circuit which includes a first transistor that is between a first input terminal that receives a first input clock signal and an output terminal that outputs an output pulse signal and operates based on a logic level of a second input terminal receiving a second input clock signal, and a second transistor that is between the output terminal and a first voltage node and operates based on the logic level of the second input terminal. The first input clock signal and the second input clock signal have the same period and have different phases. The output pulse signal transitions to a first logic level at a first time when the first input clock signal transitions to the first logic level and transitions to a second logic level at a second time when the second input clock signal transitions to the first logic level.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • Assignment data not available. Check PTO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jeong, Donghyeok Suwon-si, KR 3 4
Jeong, Yongun Suwon-si, KR 4 3
Kim, Kihan Suwon-si, KR 33 238
Yoo, ChangSik Suwon-si, KR 28 35

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation