TECHNIQUES FOR CHANNEL CLOCK CONFIGURATIONS

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250044826A1
SERIAL NO

18763965

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Methods, systems, and devices for techniques for coupled host and memory dies are described. As part of a low-speed testing phase of a memory system, a low-speed tester may measure the change in phase of a set of clock signals in response to a change in a configuration of the memory system. For example, the low-speed tester may communicate with a mimic circuit of the memory system to determine a first frequency of a first clock signal of the multi-phase clock associated with a first configuration of the memory system and determine a second frequency of the first clock signal associated with a second configuration of the memory system. The low-speed tester may store an indication of the difference between the first frequency and the second frequency, and a high-speed tester may use the difference as part of selecting a set of trim parameters for the multi-phase clock signal.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • Assignment data not available. Check PTO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Alvarez, Gonzalez Marcos München, DE 7 9
Bach, Martin München, DE 9 25
Mohammed, Morshed Freising, DE 2 0
Sahu, Paritosh Piyush München, DE 1 0
Schneider, Ronny Höhenkirchen-Siegertsbrunn, DE 19 36
Sorrentino, Andrea München, DE 10 47
Souza, Correa Luiza München, DE 2 0
Spirkl, Wolfgang Anton Germering, DE 54 133

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation