INSULATED TRENCH GATE WITH MULTIPLE LAYERS FORM IMPROVED PERFORMANCE OF SEMICONDUCTOR DEVICES

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250040229A1
SERIAL NO

18913355

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Trenches having a gate oxide layer are formed in the surface of a silicon wafer for vertical gates. Conductive doped polysilicon is then deposited in the trenches to form a relatively thin layer of doped polysilicon along the sidewalls. Thus, there is a central cavity surrounded by polysilicon. Next, the cavity is filled in with a much higher conductivity material, such as aluminum, copper, a metal silicide, or other conductor to greatly reduce the overall resistivity of the trenched gates. The thin polysilicon forms an excellent barrier to protect the gate oxide from diffusion from the inner conductor atoms. The inner conductor and the polysilicon conduct the gate voltage in parallel to lower the resistance of the gates, which increases the switching speed of the device. In another embodiment, a metal silicide is used as the first layer, and a metal fills the cavity.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • PAKAL TECHNOLOGIES, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Blanchard, Richard Los Altos Hills, US 15 231
Moore, Paul Hillsboro, US 74 566

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation