DELAY LOCKED LOOP AND SEMICONDUCTOR MEMORY DEVICE

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250038750A1
SERIAL NO

18756555

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention provides a delay locked loop (DLL) that can complete the process of adjusting the delay of an internal clock signal within a predetermined execution period. The DLL includes a DLL control circuit and a delay line circuit. The DLL control circuit sets the delay amount based on the phase difference between an input clock signal and an output clock signal. The delay line circuit performs a delay operation on the input clock signal according to the delay amount, thereby generating the output clock signal. The delay line circuit includes a plurality of delay units, each delay unit includes at least one delay element, and one of the delay units includes a greater number of delay elements than another delay unit.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
WINBOND ELECTRONICS CORPNO 8 KEYA 1ST RD DAYA DISTRICT CENTRAL TAIWAN SCIENCE PARK TAICHUNG CITY

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
OKUNO, Shinya Yokohama, JP 36 127

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation