MEMORY MODULE WITH TIMING-CONTROLLED DATA BUFFERING

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20250028660A1
SERIAL NO

18452554

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory module is operable in a memory system with a memory controller. The memory module comprises memory devices, a module control circuit, and a plurality of buffer circuits coupled between respective sets of data signal lines in a data bus and respective sets of the memory devices. Each respective buffer circuit is mounted on the module board and coupled between a respective set of data signal lines and a respective set of memory devices. Each respective buffer circuit is configured to receive the module control signals and the module clock signal, and to buffer a respective set of data signals in response to the module control signals and the module clock signal. Each respective buffer circuit includes a delay circuit configured to adjust the timing of at least one of the respective set of data signals by an amount based on at least one module control signal in a previous operation.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NETLIST INCIRVINE CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bhakta, Jayesh R Cerritos, US 76 6053
Lee, Hyun Ladera Ranch, US 325 5301

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation