ADAPTIVE ANALOG PARTIAL SUM ACCUMULATION TECHNOLOGY FOR ENERGY-EFFICIENT COMPUTE-IN-MEMORY
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
N/A
Issued Date -
Nov 28, 2024
app pub date -
Aug 2, 2024
filing date -
Aug 2, 2024
priority date (Note) -
Published
status (Latency Note)
Importance
Abstract
Systems, apparatuses and methods may provide for technology including a digital to analog conversion (DAC) stage to generate analog input activation signals, a multiply-accumulate (MAC) computation stage coupled to the DAC stage, the MAC computation stage to generate output activation results based on the analog input activation signals and multi-bit weight data stored in the MAC computation stage, an analog integration stage coupled to the MAC computation stage, the analog integration stage to conduct partial sum accumulations on the output activation results, and analog to digital conversion (ADC) stage coupled to the analog integration stage, the ADC stage to generate digital computation results based on an output of the analog integration stage, and a controller to vary a number of cycles in the partial sum accumulations based on an overflow condition associated with one or more of the output activation results or the output of the analog integration stage.
First Claim
Other Claims data not available