THROUGH SILICON VIA WITH TEXTURED STRUCTURE AND FOOTING FEATURES

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20240395666A1
SERIAL NO

18474606

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present disclosure provides a semiconductor structure. The semiconductor structure includes a metal line over a first substrate, a second substrate over the metal line, and a through-via penetrating through the second substrate and landing on the metal line. The through-via includes a copper fill having at least 85% (111) crystal orientation. The through-via includes a top portion with a first top width over a bottom portion with a second top width that is smaller than the first top width, and the top portion includes a first bulk portion over a first footing feature. The first bulk portion has first sidewalls, the first footing feature has second sidewalls, and the second sidewalls slant inwards from the first sidewalls to narrow the through-via from the first top width of the top portion to the second top width of the bottom portion.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTDNO 8 LI-HSIN RD 6 HSINCHU SCIENCE PARK HSINCHU 300-78

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chuang, Yao-Chun Hsinchu City, TW 94 790
He, Jun Hsinchu County, TW 231 1098
Hsueh, Chang-Jung Taipei, TW 34 4
Ke, Tsung-Yu Nantou County, TW 1 0
Ku, Min-Feng Hsinchu City, TW 14 31

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation