MEMORY ARRAY CIRCUITS, MEMORY STRUCTURES, AND METHODS FOR FABRICATING A MEMORY ARRAY CIRCUIT
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
N/A
Issued Date -
Nov 21, 2024
app pub date -
Jul 30, 2024
filing date -
Jul 30, 2024
priority date (Note) -
Published
status (Latency Note)
Importance
Abstract
A memory array circuit includes a memory array and a set of dummy cells surrounding the memory array. The first memory array includes a first set of memory cells located in an inner area of the memory array and a second set of memory cells located along an edge of the memory array. Each dummy cell includes one or more active regions and multiple gate structures over the one or more active regions.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully