METHOD AND SYSTEM FOR LATCH-UP PREVENTION
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
N/A
Issued Date -
Nov 21, 2024
app pub date -
Jul 29, 2024
filing date -
Jul 29, 2024
priority date (Note) -
Published
status (Latency Note)
Importance
Abstract
An integrated circuit design method includes receiving an integrated circuit design, and determining a floor plan for the integrated circuit design. The floor plan includes an arrangement of a plurality of functional cells and a plurality of tap cells. Potential latchup locations in the floor plan are determined, and the arrangement of at least one of the functional cells or the tap cells is modified based on the determined potential latchup locations.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully