CHECKERBOARD DUMMY DESIGN FOR EPITAXIAL OPEN RATIO

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20240379664A1
SERIAL NO

18779203

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Some embodiments relate to an integrated chip structure. The integrated chip structure includes a substrate having a first device region and a second device region. A plurality of first transistor devices are disposed in the first device region and respectively include epitaxial source/drain regions disposed on opposing sides of a first gate structure. The epitaxial source/drain regions have an epitaxial material. A plurality of second transistor devices are disposed in the second device region and respectively include implanted source/drain regions disposed on opposing sides of a second gate structure. A dummy region includes one or more dummy structures. The one or more dummy structures have dummy epitaxial regions including the epitaxial material.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTDHSIN-CHU

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Yi-Huan Hsin Chu City, TW 65 94
Chou, Chien-Chih New Taipei City, TW 90 310
Jong, Yu-Chang Hsinchu City, TW 62 330
Liu, Szu-Hsien Zhubei City, TW 25 38
Song, Jhu-Min Nantou City, TW 23 4
Tsai, Tsung-Chieh Chu-Bei City, TW 43 165
Yuan, Huan-Chih Zhubei City, TW 10 5

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation