QUADRATURE DUTY CYCLE CORRECTION CIRCUIT

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20240372535A1
SERIAL NO

18312317

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A duty cycle correction circuit includes four pairs of serially coupled transistors. A first two of the serial pairs of transistors couple between an internal node for complement output clock signal and ground. A second two of the serial pairs of transistors couple between the internal node and a power supply node for a power supply voltage. Each serial pair is controlled by a corresponding pair of quadrature clock signals in which one of the quadrature clock signal is delayed with respect to the other quadrature clock signal be one quarter of a clock period. The first two serial pairs of transistors thus combine to discharge the internal node for one-half clock period whereas the second two serial pairs of transistors combine to charge the internal node for one-half clock period so that the complement output clock signal has a 50% duty cycle.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
QUALCOMM INCCALIFORNIA USA CALIFORNIA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
SEO, Dongwon San Diego, US 42 190
SINGH, Jaswinder San Diego, US 37 151
WADHWA, Sameer San Diego, US 49 342
WEIL, Andrew San Diego, US 17 56

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation