SEMICONDUCTOR DEVICE WITH DOPED REGION DIELECTRIC LAYER

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20240371688A1
SERIAL NO

18775995

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Semiconductor devices and methods of manufacture are described herein. A method includes forming an opening through an interlayer dielectric (ILD) layer to expose a contact etch stop layer (CESL) disposed over a conductive feature in a metallization layer. The opening is formed using photo sensitive materials, lithographic techniques, and a dry etch process that stops on the CESL. Once the CESL is exposed, a CESL breakthrough process is performed to extend the opening through the CESL and expose the conductive feature. The CESL breakthrough process is a flexible process with a high selectivity of the CESL to ILD layer. Once the CESL breakthrough process has been performed, a conductive fill material may be deposited to fill or overfill the opening and is then planarized with the ILD layer to form a contact plug over the conductive feature in an intermediate step of forming a semiconductor device.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MFG CO LTDSCIENCE-BASED INDUSTRIAL PARK NO 121 PARK AVENUE 3 HSIN-CHU R O C

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Chia-Cheng Hsinchu, TW 140 822
Chen, Liang-Yin Hsinchu, TW 145 512
Chiu, U-Ting Hsinchu, TW 16 7
Huang, Kuo-Bin Jhubei City, TW 88 144
Lin, Chun-Neng Hsinchu, TW 51 24
Wang, Yu-Shih Tainan City, TW 50 71
Yeh, Ming-Hsi Hsinchu, TW 153 567
Yeh, Po-Nan Hsinchu, TW 15 10

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation