FORMING A SACRIFICIAL LINER FOR DUAL CHANNEL DEVICES

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20240363755A1
SERIAL NO

18531497

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor device includes one or more fins. Each fin includes a top channel portion formed from a channel material, a middle portion, and a bottom substrate portion formed from a same material as an underlying substrate. An oxide layer is formed between the bottom substrate portion of each fin and the isolation layer, with a space between a sidewall of at least a top portion of the isolation dielectric layer and an adjacent sidewall of the one or more fins, above the oxide layer. A gate dielectric, protruding into the space and in contact with the middle portion, is formed over the one or more fins and has a portion formed from a material different from the oxide layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ADEIA SEMICONDUCTOR SOLUTIONS LLC3025 ORCHARD PARKWAY SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bu, Huiming Glenmont, US 110 1219
Cheng, Kangguo Schenectady, US 3099 32749
Guo, Dechao Niskayuna, US 273 2783
Kanakasabapathy, Sivananda K Pleasanton, US 196 2358
Xu, Peng Santa Clara, US 685 5136

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation