ENHANCED SERIAL PERIPHERAL INTERFACE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20240338337A1
SERIAL NO

18298052

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A bus system, including a clock line, a first data line, and a second data line. The bus system further includes an initiator connected to a first end of the clock line, the first data line, and the second data line. The initiator sends a start indication on the clock line and the first data line, sends command bits followed by address bits on the first data line, and sends a stop indication on the clock line and the first data line. The bus system also includes a target connected to a second end of the clock line, the first data line, and the second data line. The target sends target acknowledge information followed by target interrupt information on the second line while the command bits and address bits are sent.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NXP USA INCAUSTIN TX 78735

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Andi, Thevar Sundarapandian Chandler, US 1 0
Gaddam, Mupkal Ajay Kumar Reddy Chandler, US 1 0
Jaramillo, Kenneth Gilbert, US 19 156
Murari, Sharad Gilbert, US 7 41

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation