CHIP-ON-FILM PACKAGE AND MANUFACTURING METHOD THEREOF

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20240321902A1
SERIAL NO

18612828

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A chip of film package comprises a film substrate having a chip mounting region, an inner lead bonding region arranged within the chip mounting region, and an outer lead bonding region spaced apart from the inner lead bonding region in a first direction, and providing upper and lower surfaces opposite to each other, a first upper wiring pattern arranged on the upper surface of the film substrate and extending in the first direction from the inner lead bonding region to the outer lead bonding region, a second upper wiring pattern spaced apart from the first upper wiring pattern in the first direction, an upper solder resist layer covering an upper surface of the first upper wiring pattern; and a lower solder resist layer covering an upper surface of the lower wiring pattern.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SAMSUNG ELECTRONICS CO LTDSUWON-SI GYEONGGI-DO 443-742

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chung, Yechung Suwon-si, KR 13 41
Ha, Jeongkyu Suwon-si, KR 12 1
Jung, Jaemin Suwon-si, KR 31 60
Kim, Woonbae Suwon-si, KR 17 30
Shin, Narae Suwon-si, KR 11 6

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation